Short description
A signal at input S sets output Q. A signal at input R resets output Q.
|
Connection |
Description |
|
Input S |
Set output Q with a signal at input S (Set). |
|
Input R |
Reset output Q with a signal at input R (Reset). Output Q is reset if S and R are both set (reset has priority over set). |
|
Parameter |
Retentivity set (on) = the status is retentive in memory. |
|
Output Q |
Q is set with a signal at input S and remains set until it is reset with signal at input R. |
Timing diagram
Description of the function
The latching relay represents a simple binary memory logic. The output value depends on the input states and the previous status at the output.
Logic table of the latching relay:
|
S |
R |
Q |
Remark |
|
0 |
0 |
x |
Status unchanged |
|
0 |
1 |
0 |
Reset |
|
1 |
0 |
1 |
Set |
|
1 |
1 |
0 |
Reset |
When retentivity is enabled, the output signal corresponds with the signal status prior to the power failure.