The output is set to 1 for the duration of one cycle and must be reset to 0 at least for the duration of the next cycle before it can be set to 1 again.
A block input that is not used (x) is assigned: x = 1.
Timing diagram of a NAND with edge evaluation